



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/964,591 | 09/28/2001 | Akio Matsuda | 1075.1174 | 2406 |

21171 7590 01/22/2007
STAAS & HALSEY LLP
SUITE 700
1201 NEW YORK AVENUE, N.W.
WASHINGTON, DC 20005

| |
|----------|
| EXAMINER |
|----------|

THANGAVELU, KANDASAMY

| | |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2123

| SHORTENED STATUTORY PERIOD OF RESPONSE | MAIL DATE | DELIVERY MODE |
|--|------------|---------------|
| 3 MONTHS | 01/22/2007 | PAPER |

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary

Application No.

09/964,591

Applicant(s)

MATSUDA ET AL.

Examiner

Kandasamy Thangavelu

Art Unit

2123

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on October 10, 2006 & November 9, 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-41 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-41 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 September 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____.

DETAILED ACTION

1. This communication is in response to the Applicants' Response mailed on October 10, 2006 and November 9, 2006. Claims 1, 4-5, 7-10, 12-16, 18-21, 24-25, 27-30, 33-34, 36-39 and 41 were amended. Claims 1-41 of the application are pending. This office action is made non-final.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

3. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Art Unit: 2123

4. Claims 1, 3, 6, 13, 14, 17, 32 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), and further in view of **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175).

4.1 **Chen** teaches multithreaded, mixed hardware description language logic simulation on engineering workstations. Specifically as per claim 1, **Chen** teaches a method of simulating an operation of a logical unit (CL1, L1-3; CL1, L12-15; CL3, L10-11; CL3, L18-20).

Chen teaches a thread manager, which controls threads each forming an execution unit of a program, for execution of each of threads representative of a series of functions required until the operation of the logical unit reaches completion according to a design specification of the logical unit (Fig 8 and Fig. 11). **Chen** does not expressly teach requesting a resource in which a thread manager makes a request for information about a hardware resource relating to a hardware resource needed for execution of each of threads, to a resource manager which manages the information about the hardware resource. **Dearth et al.** ('242) teaches requesting a resource in which a thread manager makes a request for information about a hardware resource relating to a hardware resource needed for execution of each of threads, to a resource manager which manages the information about the hardware resource (Fig. 2, Item 202 and Item 130; Abstract L17-20). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen** with the method of **Dearth et al.** ('242) that included requesting a resource in which a thread manager makes a request for information about a

Art Unit: 2123

hardware resource relating to a hardware resource needed for execution of each of threads, to a resource manager which manages the information about the hardware resource because as per **Dearth et al.** ('824), when simulating a circuit using multiple concurrently executing threads, often more than one thread would attempt to interact with the same simulated component of the simulated circuit or device; and it would be necessary to avoid collisions in multiple concurrently executing threads by reserving simulated devices to one or more simulation threads (CL2, L30-33; Abstract, L1-3; CL4, L32-36).

Chen and Dearth et al. ('242) do not expressly teach allocating a resource in which the resource manager allocates the information about a hardware resource meeting the request to the thread in accordance with a rule prescribed in advance. **Dearth et al.** ('824) teaches allocating a resource in which the resource manager allocates the information about a hardware resource meeting the request to the thread in accordance with a rule prescribed in advance (CL2, L46-48). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen and Dearth et al.** ('242) with the method of **Dearth et al.** ('824) that included allocating a resource in which the resource manager allocates the information about a hardware resource meeting the request to the thread in accordance with a rule prescribed in advance because when simulating a circuit using multiple concurrently executing threads, often more than one thread would attempt to interact with the same simulated component of the simulated circuit or device; and it would be necessary to avoid collisions in multiple concurrently executing threads by reserving simulated devices to one or more simulation threads (CL2, L30-33; Abstract, L1-3; CL4, L32-36).

Chen teaches controlling a thread in which the thread manager controls an execution state of the thread, the thread manager executing the requesting, allocating, and controlling repeatedly until the execution of the thread reaches completion, for simulating the operation of the logical unit to be conducted up to the completion (Fig 8 and Fig. 11). **Chen and Dearth et al.** ('824) do not expressly teach controlling a thread in which the thread manager controls an execution state of the thread in accordance with a result of the allocation made by the resource manager, the thread manager and the resource manager executing the requesting, allocating, and controlling repeatedly in cooperation with each other until the execution of the thread reaches completion simulating the operation of the logical unit to be conducted up to the completion. **Dearth et al.** ('242) teaches controlling a thread in which the thread manager controls an execution state of the thread in accordance with a result of the allocation made by the resource manager, the thread manager and the resource manager executing the requesting, allocating, and controlling repeatedly in cooperation with each other until the execution of the thread reaches completion simulating the operation of the logical unit to be conducted up to the completion (Fig. 2; Abstract L22-26).

Chen, Dearth et al. ('242) and **Dearth et al.** ('824) do not expressly teach dynamically allocating information about a hardware resource relating to necessary hardware resources to the thread by the resource manager every time the generated thread is executed. **Levy et al.** teaches dynamically allocating information about a hardware resource relating to necessary hardware resources to the thread by the resource manager every time the generated thread is executed (CL3, L11-15; CL3, L22-30; CL3, L35-45). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen, Dearth et al.**

Art Unit: 2123

(‘242) and **Dearth et al.** (‘824) with the method of **Levy et al.** that included dynamically allocating information about a hardware resource relating to necessary hardware resources to the thread by the resource manager every time the generated thread is executed because that would support out-of-order execution of instructions for the threads (CL3, L14-15) with dynamic scheduling of instructions thus improving the performance of multithreaded processor (CL1, L38-41).

4.2 As per claim 3, **Chen, Dearth et al.** (‘242), **Dearth et al.** (‘824) and **Levy et al.** teach the method of claim 1. **Chen** teaches that the series of functions are represented in a plurality of sequential or concurrently executed threads (Fig. 8 and Fig 11).

4.3 As per claim 6, **Chen, Dearth et al.** (‘242), **Dearth et al.** (‘824) and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al.** (‘242) and **Levy et al.** do not expressly teach that the resource manager monitors resource requests in the requesting a resource to make a decision on a resource request deadlock state among a plurality of threads as a result of the monitoring.

Dearth et al. (‘824) teaches that the resource manager monitors resource requests in the requesting a resource to make a decision on a resource request deadlock state among a plurality of threads as a result of the monitoring (Abstract, L3-7; CL2, L30-33; CL3, L1-6).

4.4 As per claim 13, **Chen** teaches an apparatus for simulating an operation of a logical unit (CL1, L1-3; CL1, L12-15; CL3, L10-11; CL3, L18-20); comprising:

Chen teaches a thread manager for controlling a thread forming an execution unit of a program (Fig 8 and Fig. 11).

Chen does not expressly teach a resource manager for managing information about a hardware resource relating to a hardware resource needed for execution of the thread; and resource allocating means for allocating information about a hardware resource relating to a hardware resource meeting the request to the thread in accordance with a rule prescribed in advance. **Dearth et al.** ('824) teaches a resource manager for managing information about a hardware resource relating to a hardware resource needed for execution of the thread; and resource allocating means for allocating information about a hardware resource relating to a hardware resource meeting the request to the thread in accordance with a rule prescribed in advance (CL2, L46-48).

Chen teaches a thread manager for execution of a thread representative of functions required until the operation of the logical unit reaches completion according to a design specification of the logical unit (Fig 8 and Fig. 11). **Chen** and **Dearth et al.** ('824) do not expressly teach resource requesting means for making a request for information about a hardware resource relating to a hardware resource needed for execution of a thread to the resource manager. **Dearth et al.** ('242) teaches resource requesting means for making a request for information about a hardware resource relating to a hardware resource needed for execution of a thread to the resource manager (Fig. 2, Item 202 and Item 130; Abstract L17-20).

Chen teaches thread control means for controlling an execution state of the thread; and the thread manager conducting the control of the thread execution state repeatedly in cooperation

with each other until the execution of the thread reaches completion, for simulating the operation of the logical unit to be conducted up to the completion (Fig 8 and Fig. 11). **Chen and Dearth et al.** ('824) do not expressly teach thread control means for controlling an execution state of the thread in accordance with a result of a resource allocation made by the resource manager in response to the request from the resource requesting means; and the thread manager and the resource manager conducting the resource request and the control of the thread execution state repeatedly in cooperation with each other. **Dearth et al.** ('242) teaches thread control means for controlling an execution state of the thread in accordance with a result of a resource allocation made by the resource manager in response to the request from the resource requesting means; and the thread manager and the resource manager conducting the resource request and the control of the thread execution state repeatedly in cooperation with each other (Fig. 2; Abstract L22-26).

Chen, Dearth et al. ('824) and **Dearth et al.** ('242) do not expressly teach dynamically allocating information about a hardware resource relating to necessary hardware resources to the thread by the resource manager every time the generated thread is executed. **Levy et al.** teaches dynamically allocating information about a hardware resource relating to necessary hardware resources to the thread by the resource manager every time the generated thread is executed (CL3, L11-15; CL3, L22-30; CL3, L35-45).

4.5 As per Claim 14, it is rejected based on the same reasoning as Claim 13, supra. Claim 14 is a computer readable recording medium claim reciting the same limitations as Claim 13, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.**

4.6 As per Claims 17 and 35, these are rejected based on the same reasoning as Claim 6, supra. Claims 17 and 35 are computer readable recording medium claims reciting the same limitations as Claim 6, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.**

4.7 As per Claim 32, it is rejected based on the same reasoning as Claim 3, supra. Claim 32 is a computer readable recording medium claim reciting the same limitations as Claim 3, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.**

5. Claims 2, 23 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Kinzelman et al.** (U.S. Patent 5,594,741).

5.1 As per claim 2, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach that the series of functions are represented in a plurality of sequential threads. **Kinzelman et al.** teaches that the series of functions are represented in a plurality of sequential threads (CL8, L49-52; CL11, L13-17). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** with the method of **Kinzelman et al.** that included the series

Art Unit: 2123

of functions being represented in a plurality of sequential threads because that would allow instruction threads to be synchronized to align responder instructions from one transactor with the appropriate commander instructions (CL8, L46-49).

5.2 As per claim 23, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the computer readable medium of claim 14. **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach that the series of functions are represented in a plurality of sequential threads. **Kinzelman et al.** teaches that the series of functions are represented in a plurality of sequential threads (CL8, L49-52; CL11, L13-17).

5.3 As per claim 26, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Kinzelman et al.** teach the computer readable medium of claim 23. **Claim 26** has same limitations as Claim 17.

6. Claims 4, 5, 15, 16, 33 and 34 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **De Yong et al.** (U.S. Patent 5,355,435).

6.1 As per claim 4, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al.** ('242), and **Levy et al.** does not expressly teach that a plurality of resource managers each corresponding to the resource manager are provided in

Art Unit: 2123

conjunction with the types of the information about hardware resources, and in the allocating a resource, each of the resource managers allocates the information about a hardware resource, the resource manager manages, to the thread in accordance with a local rule described in advance.

Dearth et al. ('824) teaches that a resource manager is provided in conjunction with the types of the information about hardware resources, and in the allocating a resource, the resource manager allocates the information about a hardware resource, the resource manager manages, to the thread in accordance with a local rule described in advance (Abstract, L1-9; CL1, L40-44; CL2, L46-48).

Chen, Dearth et al. ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach a plurality of resource managers each corresponding to the resource manager are provided in conjunction with the types of the hardware resources. **De Yong et al.** teaches a plurality of resource managers each corresponding to the resource manager are provided in conjunction with the types of the hardware resources (CL19, L35-36), because a plurality of hierarchical resource managers (arbitration systems) provide an ordered resolution of temporal contentions (CL19, L35-36). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** with the method of **De Yong et al.** that included a plurality of resource managers each corresponding to the resource manager are provided in conjunction with the types of the hardware resources. The artisan would have been motivated because a plurality of hierarchical resource managers (arbitration systems) would provide an ordered resolution of temporal contentions.

Art Unit: 2123

6.2 As per claim 5, **Chen, Dearth et al. ('242)**, **Dearth et al. ('824)** and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al. ('242)**, **Dearth et al. ('824)** and **Levy et al.** do not expressly teach a plurality of resource managers each corresponding to the resource manager are provided in conjunction with the types of the information about hardware resources and are hierarchized according to the dependence among the information about hardware resources, and in the resource allocating, the allocation of information about a hardware resource is made in consideration of the dependence between the information about a hardware resource managed by one of the resource managers and the information about a hardware resource managed by the other resource manager lower in hierarchy than the one of the resource managers. **De Yong et al.** teaches a plurality of resource managers each corresponding to the resource manager are provided in conjunction with the types of the information about hardware resources and are hierarchized according to the dependence among the information about hardware resources, and in the resource allocating, the allocation of information about a hardware resource is made in consideration of the dependence between the information about a hardware resource managed by one of the resource managers and the information about a hardware resource managed by the other resource manager lower in hierarchy than the one of the resource managers (CL19, L35-36). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen, Dearth et al. ('242)**, **Dearth et al. ('824)** and **Levy et al.** with the method of **De Yong et al.** that included a plurality of resource managers each corresponding to the resource manager would be provided in conjunction with the types of the information about hardware resources and would be hierarchized according to the dependence among the information about hardware resources, and in the resource allocating, the allocation of

Art Unit: 2123

information about a hardware resource would be made in consideration of the dependence between the information about a hardware resource managed by one of the resource managers and the information about a hardware resource managed by the other resource manager lower in hierarchy than the one of the resource managers because a plurality of hierarchical resource managers (arbitration systems) would provide an ordered resolution of temporal contentions (CL19, L35-36).

6.3 As per Claims 15, 16, 33 and 34, these are rejected based on the same reasoning as Claims 4 and 5, supra. Claims 15, 16, 33 and 34 are a computer readable recording medium claim reciting the same limitations as Claims 4 and 5, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **De Yong et al.**

7. Claims 7, 18 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242) and **Dearth et al.** (U.S. Patent 5,812,824), and further in view of **Levy et al.** (U.S. Patent 6,092,175).

7.1 As per claim 7, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al.** ('242), and **Levy et al.** do not expressly teach that the resource manager monitors read/write requests with respect to the information about a hardware resource allocated by the resource request in the requesting a resource to make a decision on a competition state in read/write operation on the information about a hardware resource among a plurality of threads on the basis of a result of the monitoring. **Dearth et al.** ('824) teaches that

Art Unit: 2123

the resource manager monitors requests with respect to the information about a hardware resource allocated by the resource request in the requesting a resource to make a decision on a competition state in operation on the information about a hardware resource among a plurality of threads on the basis of a result of the monitoring (Abstract, L1-3; CL2, L30-33).

7.2 As per Claims 18 and 36, it is rejected based on the same reasoning as Claim 7, supra. Claims 18 and 36 are computer readable recording medium claims reciting the same limitations as Claim 7, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.**

8. Claims 8, 10, 19, 21, 37 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Markov** (U.S. Patent 6,314,552).

8.1 As per claim 8, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach that the resource manager monitors the number of resource requests with respect to the information about a hardware resource to detect a bottleneck on the thread on the basis of a result of the monitoring. **Markov** teaches that the resource manager monitors the number of resource requests with respect to the information about a hardware resource to detect a bottleneck on the thread on the basis of a result of the monitoring (CL7, L27-34). It would have

Art Unit: 2123

been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** with the method of **Markov** that included the resource manager monitoring the number of resource requests with respect to the information about a hardware resource to detect a bottleneck on the thread on the basis of a result of the monitoring because that would allow the resource manager to intervene and control the bottlenecks and allow evolutionary generation of candidate architectures (CL6, L7-12).

8.2 As per claim 10, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach that the thread has a budget on a time of occupancy of information about a hardware resource relating to a hardware resource allocated by the resource manager. **Markov** teaches that the thread has a budget on a time of occupancy of information about a hardware resource relating to a hardware resource allocated by the resource manager (CL7, L27-34).

8.3 As per Claims 19, 21, 37 and 39, these are rejected based on the same reasoning as Claims 8 and 10, supra. Claims 19, 21, 37 and 39 are computer readable recording medium claims reciting the same limitations as Claims 8 and 10, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Markov**.

9. Claims 9, 20 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S.

Art Unit: 2123

Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Markov** (U.S. Patent 6,314,552) and **Kasuya** (U.S. Patent 6,077,304).

9.1 As per claim 9, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the method of claim 1. **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach that the resource manager monitors the number of resource requests with respect to the information about a hardware resource to detect blocking of the resource requests on the basis of a result of the monitoring. **Kasuya** teaches that the resource manager monitors the number of resource requests with respect to the information about a hardware resource to detect blocking of the resource requests on the basis of a result of the monitoring (Abstract, L12-16). (CL6, L7-12). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** with the method of **Kasuya** that included the resource manager monitoring the number of resource requests with respect to the information about a hardware resource to detect blocking of the resource requests on the basis of a result of the monitoring because as per **Markov** that would allow the resource manager to intervene and control the blocking and allow evolutionary generation of candidate architectures.

9.2 As per Claims 20 and 38, these are rejected based on the same reasoning as Claim 9, supra. Claims 20 and 38 are computer readable recording medium claims reciting the same limitations as Claim 9, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.**, **Markov** and **Kasuya**.

10. Claims 11, 22 and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Furuichi** (U.S. Patent 5,437,037).

10.1 As per claim 11, **Chen**, **Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** teach the method of claim 1. **Chen**, **Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach that the thread has an execution time-limit on the function. **Furuichi** teaches that the thread has an execution time-limit on the function (CL2, L34-36). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen**, **Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** with the method of **Furuichi** that included the thread having an execution time-limit on the function because as per **Dearth et al.** ('824) that would allow collision in access to a simulated processor to be avoided by reserving the simulated device to the concurrently executing threads for specific time period (Abstract, L1-3; CL2, L30-33).

10.2 As per Claims 22 and 40, these are rejected based on the same reasoning as Claim 11, supra. Claims 22 and 40 are computer readable recording medium claims reciting the same limitations as Claim 11, as taught throughout by **Chen**, **Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Furuichi**.

Art Unit: 2123

11. Claims 12 and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Hollander** (U.S. Patent 6,347,388).

11.1 As per claim 12, **Chen** teaches a method of simulating an operation of a logical unit (CL1, L1-3; CL1, L12-15; CL3, L10-11; CL3, L18-20).

Chen teaches a thread manager, which controls threads each forming an execution unit of a program, for execution of each of a series of threads representative of functions required until the operation of the logical unit reaches completion according to a design specification of the logical unit (Fig 8 and Fig. 11). **Chen** does not expressly teach requesting a resource in which a thread manager makes a request for information about a hardware resource relating to a hardware resource needed for execution of each of a series of threads, to a resource manager which manages the information about the hardware resource. **Dearth et al.** ('242) teaches requesting a resource in which a thread manager makes a request for information about a hardware resource relating to a hardware resource needed for execution of each of a series of threads, to a resource manager which manages the information about the hardware resource (Fig. 2, Item 202 and Item 130; Abstract L17-20).

Chen and **Dearth et al.** ('242) do not expressly teach allocating a resource in which the resource manager allocates the information about a hardware meeting the request to the thread in accordance with a rule prescribed in advance. **Dearth et al.** ('824) teaches allocating a resource

in which the resource manager allocates the information about a hardware meeting the request to the thread in accordance with a rule prescribed in advance (CL2, L46-48).

Chen teaches controlling a thread in which the thread manager controls an execution state of the thread, the thread manager executing the requesting, allocating, and controlling repeatedly until the execution of the thread reaches completion, for simulating the operation of the logical unit to be conducted up to the completion (Fig 8 and Fig. 11). **Chen and Dearth et al.** ('824) do not expressly teach controlling a thread in which the thread manager controls an execution state of the thread in accordance with a result of the allocation made by the resource manager, the thread manager and the resource manager executing the requesting, allocating, and controlling repeatedly in cooperation with each other until the execution of the thread reaches completion simulating the operation of the logical unit to be conducted up to the completion. **Dearth et al.** ('242) teaches controlling a thread in which the thread manager controls an execution state of the thread in accordance with a result of the allocation made by the resource manager, the thread manager and the resource manager executing the requesting, allocating, and controlling repeatedly in cooperation with each other until the execution of the thread reaches completion simulating the operation of the logical unit to be conducted up to the completion (Fig. 2; Abstract L22-26).

Chen, Dearth et al. ('242) and **Dearth et al.** ('824) do not expressly teach dynamically allocating information about a hardware relating to necessary hardware resources to the thread by the resource manager every time the generated thread is executed. **Levy et al.** teaches dynamically allocating information about a hardware relating to necessary hardware resources to

Art Unit: 2123

the thread by the resource manager every time the generated thread is executed (CL3, L11-15; CL3, L22-30; CL3, L35-45).

Chen, Dearth et al. ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach comparing a result of the simulation with an estimated value on the operation of the logical unit. **Hollander** teaches comparing a result of the simulation with an estimated value on the operation of the logical unit (CL1, L53-55; CL1, L66-67). It would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to modify the method of **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.** with the method of **Hollander** that included comparing a result of the simulation with an estimated value on the operation of the logical unit because that would allow the designer to determine whether a particular hardware and software combination exactly implements the requirements defined by the IC's specification (CL1, L15-18).

Chen, Dearth et al. ('242), **Dearth et al.** ('824) and **Levy et al.** do not expressly teach outputting a result of the comparison to an external unit. **Hollander** teaches outputting a result of the comparison to an external unit (CL2, L25-27; CL2, L33-34).

11.2 As per Claim 41, it is rejected based on the same reasoning as Claim 12, supra. Claim 41 is a computer readable recording medium claim reciting the same limitations as Claim 11, as taught throughout by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Hollander**.

Art Unit: 2123

12. Claims 24 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Kinzelman et al.** (U.S. Patent 5,594,741) and **De Yong et al.** (U.S. Patent 5,355,435)

12.1 As per claim 24, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Kinzelman et al.** teach the computer readable medium of claim 23. Claim 24 has same limitation as claim 15, which is taught by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **De Yong et al.**

12.2 As per claim 25, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Kinzelman et al.** teach the computer readable medium of claim 23. Claim 25 has same limitation as claim 16, which is taught by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **De Yong et al.**

13. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Kinzelman et al.** (U.S. Patent 5,594,741).

13.1 As per claim 27, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Kinzelman et al.** teach the computer readable medium of claim 23. Claim 27 has same

Art Unit: 2123

limitation as claim 18, which is taught by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824) and **Levy et al.**

14. Claims 28 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), and **Dearth et al.** (U.S. Patent 5,812,824), and further in view of **Kinzelman et al.** (U.S. Patent 5,594,741) and **Markov** (U.S. Patent 6,314,552).

14.1 As per claims 28 and 30, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Kinzelman et al.** teach the computer readable medium of claim 23. Claims 28 and 30 have same limitations as claim 8 and 10, which are taught by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.**, and **Markov**.

15. Claim 29 is rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Kinzelman et al.** (U.S. Patent 5,594,741), **Markov** (U.S. Patent 6,314,552) and **Kasuya** (U.S. Patent 6,077,304).

15.1 As per claim 29, **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Kinzelman et al.** teach the computer readable medium of claim 23. Claim 29 has same limitation as claim 20, which is taught by **Chen, Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.**, **Markov** and **Kasuya**.

Art Unit: 2123

16. Claim 31 is are rejected under 35 U.S.C. 103(a) as being unpatentable over **Chen** (U.S. Patent 6,466,898) in view of **Dearth et al.** (U.S. Patent 6,345,242), **Dearth et al.** (U.S. Patent 5,812,824) and **Levy et al.** (U.S. Patent 6,092,175), and further in view of **Kinzelman et al.** (U.S. Patent 5,594,741) and **Furuichi** (U.S. Patent 5,437,037).

16.1 As per claim 31, **Chen**, **Dearth et al.** ('242), **Dearth et al.** ('824), **Levy et al.** and **Kinzelman et al.** teach the computer readable medium of claim 23. Claim 31 has same limitation as claim 22, which is taught by **Furuichi**.

Response to Arguments

17. Applicants' arguments filed on October 10, 2006 have been fully considered. The arguments with respect to 103 (a) rejections are not persuasive.

17.1 As per the applicants' argument that "none of the cited art teaches requesting a resource in which a thread manager, which controls threads each forming an execution unit of a program, makes a request for information about a hardware resource; and none of the cited art teaches a simulation using information related to necessary hardware resources", the examiner respectfully disagrees.

Chen teaches a thread manager, which controls threads each forming an execution unit of a program, for execution of each of threads representative of a series of functions required until the operation of the logical unit reaches completion according to a design specification of the logical unit (Fig 8 and Fig. 11: show simulation with multiple threads; CL1, L1-3 describe logic simulator; L12-15 state that VLSI circuit designers use logic simulators to verify functional behavior and timing characteristics of the circuit designs). **Deearth et al.** ('242) teaches requesting a resource in which a thread manager makes a request for information about a hardware resource relating to a hardware resource needed for execution of each of threads, to a resource manager which manages the information about the hardware resource (Fig. 2, Item 202 and Item 130; Abstract L17-20: states that the barrier mechanism is used to ensure that all tests which are to request reservations of devices of the circuit simulation have requested from the hub such reservations; the hub can establish the order in which such requests are granted in a repeatable manner; it is inherent that when reservations are made and granted, information about hardware resources are requested and sent; the hardware resource information could be the amount of memory allocated or the registers allocated etc.).

17.2 As per the applicants' argument that "Levy does not teach a technique of a simulation of a logic unit", the examiner takes the position that **Chen** teaches a method of simulating an operation of a logical unit (Fig. 8; Fig. 11; CL1, L1-3; CL1, L12-15; CL3, L10-11; CL3, L18-20). **Chen** teaches multithreaded, mixed hardware description language logic simulation on engineering workstations.

Levy et al. teaches dynamically allocating information about a hardware resource relating to necessary hardware resources to the thread by the resource manager every time the generated thread is executed (CL3, L11-15: the registers are dynamically allocated and assigned to a thread; CL3, L22-30; CL3, L35-45: plurality of registers are dynamically allocatable assignable to any thread being executed by the multithreaded processor). The motivation for combining Levy et al. with Chen is presented in paragraph 4.1 above.

17.3 As per the applicants' argument that "the simulations taught by Dearth '242 and Dearth '824 do not teach allocation of information about hardware, but merely a coordination of hardware", the examiner respectfully disagrees.

Dearth et al. ('242) teaches requesting a resource in which a thread manager makes a request for information about a hardware resource relating to a hardware resource needed for execution of each of threads, to a resource manager which manages the information about the hardware resource (Fig. 2, Item 202 and Item 130; Abstract L17-20: states that the barrier mechanism is used to ensure that all tests which are to request reservations of devices of the circuit simulation have requested from the hub such reservations; the hub can establish the order in which such requests are granted in a repeatable manner; it is inherent that when reservations are made and granted, information about hardware resources are requested, allocated and sent; the hardware resource information could be the amount of memory allocated or the registers allocated etc.).

Art Unit: 2123

Dearth et al. ('824), teaches that when simulating a circuit using multiple concurrently executing threads, often more than one thread would attempt to interact with the same simulated component of the simulated circuit or device; and it would be necessary to avoid collisions in multiple concurrently executing threads by reserving simulated devices to one or more simulation threads (CL2, L30-33; Abstract, L1-3; CL4, L32-36: it is inherent that when reservations are made and granted, information about hardware resources are requested, allocated and sent).

Conclusion


18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Kandasamy Thangavelu whose telephone number is 571-272-3717. The examiner can normally be reached on Monday through Friday from 8:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez, can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to TC 2100 Group receptionist: 571-272-2100.

Art Unit: 2123

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read 'K. Thangavelu', with a large, stylized loop at the end.

K. Thangavelu
Art Unit 2123
January 17, 2007